

# AXI3, AXI4, AXI4-Lite Interconnect UVM based Verification IP

Revision	Initials	Date	Description
1.0	SMG, GL	15 <sup>th</sup> August 2016	Summary datasheet - initial revision

## 1 Introduction

This document describes the functionality of a UVM based AXI3, AXI4, AXI4-Lite Interconnect Verification IP.

The VIP provides a test environment to fully test the functionality of an interconnect connecting any combination of AXI3, AXI4, or AXI4 Lite Masters and Slaves.

The VIP is designed to stress test any interconnect to quickly identify and debug any issues or bugs present in the DUT.

The UVM testbench environment is shown in Figure 1.1 and described in further detail below.

Parameters specific to the DUT (AXI Interconnect) can be randomly constrained in each test run and then passed to the main testbench.

## 2 UVM Testbench Components

### ➤ ***axi\_top***

The top level of the VIP. The DUT (Interconnect), all interfaces and UVM environment are instantiated here.

### ➤ ***axi\_env***

Master/Slave agents and scoreboard are instantiated here.

### ➤ ***env\_config\_db***

Used to configure environment specific parameters, such as number of masters, number of slaves, master type, slave type will be constrain randomly defined here.




Figure 1.1 – UVM testbench environment for testing AXI Interconnect

➤ ***axi\_master\_agent***

Models behavior of either an AXI3, AXI4 or AXI4 Lite Master. Randomly generates and sends AXI read and write transactions. `axi_master_sequencer`, `axi_master_driver` and `axi_master_monitor` are instantiated here.

○ ***axi\_master\_sequencer***

Converts sequences randomly generated from test into transactions which are then sent to the driver.

○ ***axi\_master\_driver***

Drives AXI signals across the bus based on information from transaction. Randomly generates data on the WDATA line.

○ ***axi\_master\_monitor***

Observes the AXI interface and passes transaction information to the scoreboard. Sends five different transactions based on each channels information: `write_cmd_tx`, `write_data_tx`, `write_resp_tx`, `read_cmd_tx`, `read_data_resp_tx`.

➤ ***axi\_slave\_agent***

Models behavior of either an AXI3, AXI4 or AXI4 Lite Slave. Responds in a random order to one of the write or read transaction requests it received. `axi_slave_sequencer`, `axi_slave_driver` and `axi_slave_monitor` are instantiated here.

○ ***axi\_slave\_monitor***

Observes the AXI interface and passes transaction information to the scoreboard in same way as `axi_master_monitor`. Additionally, sends an `axi_trans` object (transaction) to the `axi_slave_sequencer` to let it know when a read or write transaction has been requested.

○ ***axi\_slave\_sequencer***

Receives write or read request transactions from the monitor, and responds to them in a random order.

○ ***axi\_slave\_driver***

Drives AXI signals back across the bus based on information from transaction. Randomly generates data on the RDATA line.

➤ ***axi\_scoreboard***

Stores transaction information received from all monitors and decides whether the interconnect is performing correctly. Provides debug information to quickly identify error routes and bugs in the design.

- Checks all AXI transactions are completed in correct order and in time (if timeout used).
- Checks all commands and transactions are routed to the correct Slave and Master ports.
- Checks all data and information passing through the DUT remains uncorrupted.
- Checks data transactions match the associated command.
- Checks all transactions are appropriate for the associated Master or Slave types (ie AXI3/AXI4 or AXI4 Lite).